Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming microelectronic devices including tiered stacks including conductive structures isolated by slot structures, and related microelectronic devices and electronic systems

Methods of forming microelectronic devices including tiered stacks including conductive structures isolated by slot structures, and related microelectronic devices and electronic systems

US Patent 12154825 · Granted Nov 26, 2024

Estimated economic value: $57,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies and methods of forming integrated assemblies2025
Integrated structures, capacitors and methods of forming capacitors2025
Memory circuitry comprising strings of memory cells and method used in forming a2025
Capacitors having vertical contacts extending through conductive tiers2025
Microelectronic devices including staircase structures, and related memory devic2025
Microelectronic devices with different staircased stadiums having consistent mul2025
Memory arrays and methods used in forming a memory array comprising strings of m2025
Memory devices2025
3D NAND memory device devices and related electronic systems2025
Erasing memory2025
Memory array structures and methods of forming memory array structures2024
Memory device including different dielectric structures between blocks2024