Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller and method for bit flipping of low-density parity-check codes

Memory controller and method for bit flipping of low-density parity-check codes

US Patent 12153799 · Granted Nov 26, 2024

Estimated economic value: $6,042,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for decoding low-density parity-check (LDPC) code2024
Apparatus and method for generating low-density parity-check (LDPC) code2024
Memory controller and method of accessing flash memory2024
Memory controller and method for controlling data in decoding pipeline2024
Method employed in LDPC decoder and the decoder2022
Method and apparatus for generating an LDPC code with a required error floor2022
Non-volatile memory accessing method using data protection with aid of look-ahea2021
Flash memory controller, storage device and reading method2021
Flash memory controller, storage device and reading method thereof2021
Memory controller and method of accessing flash memory2021
Encoder, associated encoding method and flash memory controller utilizing divide2021
Flash memory controller and encoding circuit and decoding circuit within flash m2021