{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Integrated circuit and method for cleaning valid bits in cache memory of the integrated circuit", "item": "https://www.patentleaderboard.com/patent/12147350"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and method for cleaning valid bits in cache memory of the integrated circuit

Integrated circuit and method for cleaning valid bits in cache memory of the integrated circuit

US Patent 12147350 · Granted Nov 19, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power consumption evaluation device and power consumption evaluation method2025
Clock filter device, clock filter and pulse generator2023
Clock-gating synchronization circuit and method of clock-gating synchronization2023
Encryption and decryption system, encryption device, decryption device and encry2022
Control device and adjustment method2021
Control device and adjustment method2021
Clock glitch detection circuit2021