Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ultra low-power negative margin timing monitoring method for neural network circuit

Ultra low-power negative margin timing monitoring method for neural network circuit

US Patent 12141682 · Granted Nov 12, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inductor current estimation method for DC-DC switching power supply2025
Conductive channel structure for SiC devices, fully integrated SiC device and fu2025
Horizontal hall device and preparation method2025
Non-isolated resonant gate drive circuit2025
Image compensation circuit for gamma calibration2025
Power semiconductor device and manufacturing method therefor2024
Adaptive load optimization method for resonant gate drive circuit2024
Insulated gate bipolar transistor2024
Method for predicting fluctuation of circuit path delay on basis of machine lear2024
High-threshold power semiconductor device and manufacturing method thereof2024
Control method for four-switch buck-boost converter2024
Time-interleaved analog-to-digital converter2024