Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for accelerating matrix multiplication computations using hierarchical representations of sparse matrices

Techniques for accelerating matrix multiplication computations using hierarchical representations of sparse matrices

US Patent 12141229 · Granted Nov 12, 2024

Estimated economic value: $2,666,687,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device for processing handwriting input, and operation method therefo2025
Electronic device and handwriting recognition method2025
Hierarchical network for stacked memory system2025
Techniques for performing matrix computations using hierarchical representations2025
Techniques for performing matrix computations using hierarchical representations2025
Techniques for performing matrix computations using hierarchical representations2025
Memory page access instrumentation2024
Memory page access instrumentation2024
Application partitioning for locality in a stacked memory system2024
Electronic apparatus and controlling method thereof2024
Electronic device for converting handwriting to text and method therefor2024
Combined on-package and off-package memory system2024