Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell array with row direction gap between erase gate lines and dummy floating gates

Memory cell array with row direction gap between erase gate lines and dummy floating gates

US Patent 12131786 · Granted Oct 29, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for magnetic resonance image quality assessment and magnetic resonance im2025
Adaptive bias decoder for non-volatile memory system2025
Adaptive bias decoder for non-volatile memory system2025
Adaptive bias decoder for non-volatile memory system2025
Adaptive bias decoder for non-volatile memory system2025
Current-to-voltage converter comprising common mode circuit2025
Method of forming a device with planar split gate non-volatile memory cells, pla2025
Output block for array of non-volatile memory cells2025
Grip device and robot device comprising same2025
Method and apparatus for charging battery2025
Electronic device housing with protrusions and electronic device including the s2025
Electronic device and method for acquiring biometric information using the elect2025