Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array with multiplexed select lines and two transistor memory cells

Memory array with multiplexed select lines and two transistor memory cells

US Patent 12131766 · Granted Oct 29, 2024

Estimated economic value: $30,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory cell sensing architecture2025
Data masking for memory2025
Voltage management for improved tRP timing for FeRAM devices2025
Data invalidation for memory2025
Storing bits with cells in a memory device2025
PMOS threshold compensation sense amplifier for FeRAM devices2024
Memory cell sensing using two step word line enabling2024
Sense amplifier with digit line multiplexing2024
Thin film transistor deck selection in a memory device2024
Data masking for memory2024
Charge-mirror based sensing for ferroelectric memory2024
Preventing parasitic current during program operations in memory2024