Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Emulating fine-grained sparsity in a systolic array

Emulating fine-grained sparsity in a systolic array

US Patent 12130885 · Granted Oct 29, 2024

Estimated economic value: $409,629,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Feature-map throughput during training process2025
Accelerated memory copy operations2025
Configurable function approximation based on hardware selection of mapping table2025
Reducing power consumption in integrated circuits2025
Reducing power consumption in integrated circuits2025
Neural network processing based on subgraph recognition2025
Neural network processing based on subgraph recognition2025
Multi-threaded data movement request handling2025
Global modulo allocation in neural network compilation2025
Systolic array with input reduction to multiple reduced inputs2025
Systolic array with input reduction to multiple reduced inputs2025
Crossbar based transpose data transfers2025