Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrays of double-sided dram cells including capacitors on the frontside and backside of a stacked transistor structure

Arrays of double-sided dram cells including capacitors on the frontside and backside of a stacked transistor structure

US Patent 12120865 · Granted Oct 15, 2024

Estimated economic value: $19,078,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit interconnect structures with a metal chalcogenide liner2025
Nanowire transistor fabrication with hardmask layers2025
Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of scalable compute wall having compute bricks with vertica2025
Performing distributed processing using distributed memory2025
Embedded dynamic random-access memory (eDRAM) to operate based on data access ch2025
Integrated planar transistors and memory cell array architectures2025
Three-dimensional nanoribbon-based hysteretic memory2025
Integrated circuit devices with angled transistors formed based on angled wafers2025
Integrated circuit structures having ultra-high conductivity global routing2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Transistor with front-side and back-side contacts and routing2025