Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Lossless tiling in convolution networks—resetting overlap factor to zero at section boundaries

Lossless tiling in convolution networks—resetting overlap factor to zero at section boundaries

US Patent 12112250 · Granted Oct 8, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—tiling configuration between two section2025
Lossless tiling in convolution networks—tiling configuration between two section2025
Execution state management2025
Execution state management2025
Integrated circuit that mitigates inductive-induced voltage droop2025
Configuration file generation for fracturable data path in a coarse-grained reco2025