Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device manufacturing method comprising first conductive layer with increased roughness in array region

Semiconductor device manufacturing method comprising first conductive layer with increased roughness in array region

US Patent 12108594 · Granted Oct 1, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and method for manufacturing same2025
Semiconductor structure comprising buried gate structure and isolation structure2025
Method for manufacturing semiconductor structure, semiconductor structure, and s2025
Method for fabricating semiconductor device and semiconductor device2025
Method for fabricating semiconductor structure, and semiconductor structure2025
Method of manufacturing semiconductor structure and semiconductor structure2025
Semiconductor structure and manufacturing method thereof2025
Buried bit line structure, method for fabricating buried bit line structure, and2025
Buried bit line structure, method for fabricating buried bit line structure, and2025
Preparation method for semiconductor structure and same2025
Method for manufacturing semiconductor structure and semiconductor structure2025
Memory device, and manufacturing method and driving method thereof2025