Port generation based on layout connectivity information

Assignee

• Cadence Design Systems

Inventors

• Mikhail Prikhodko (1 patents)
• Johannes Grad (2 patents)
• Shritam Mohanty (1 patents)
• Patrick Peiqi Ho (1 patents)

View full patent text on Google Patents →