Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staircase patterning for 3D NAND devices

Staircase patterning for 3D NAND devices

US Patent 12101929 · Granted Sep 24, 2024

Estimated economic value: $17,828,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-only memory for chip security that is MOSFET process compatible2025
Integration of stacked nanosheets and FINFET that overhangs a bottom spacer2025
Multi function single via patterning2025
Processor die alignment guides2025
Logic circuit locking with self-destruct2025
Integrated circuit security using programmable switches2024
X-ray shielding structure for a chip2024
Vertical three-dimensional stack NOR flash memory2024
Semiconductor structure with different crystalline orientations2024
Stacked field effect transistor devices with replacement gate2024
Secure fingerprinting of a trusted photomask2024
Transistor usage metering through bias temperature instability monitoring2024