Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device including in-tier driver circuit

Memory device including in-tier driver circuit

US Patent 12100454 · Granted Sep 24, 2024

Estimated economic value: $58,106,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Capacitive sensing with a micro pump in a memory device2025
Temporary parity buffer allocation for zones in a parity group2025
Memory circuitry comprising strings of memory cells and method used in forming a2025
Semiconductor memory device for suppressing variations of impurity concentration2025
Padding cached data with valid data for memory flush commands2025
Selectively programming retired wordlines of a memory device2025
Modified read counter incrementing scheme in a memory sub-system2025
Semiconductor memory device having a circuit chip bonded to a memory array chip 2025