Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Router architecture for multi-dimensional topologies in on-chip and on-package networks

Router architecture for multi-dimensional topologies in on-chip and on-package networks

US Patent 12095653 · Granted Sep 17, 2024

Estimated economic value: $46,375,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked die network interface controller circuitry2024
Coordinating power transitions between a smart interconnect and heterogeneous co2024
Scalable network-on-package for connecting chiplet-based designs2022
Scalable network-on-package for connecting chiplet-based designs2022
Scalable network-on-package for connecting chiplet-based designs2022
Scalable network-on-package for connecting chiplet-based designs2022
Method and apparatus for dynamic routing using heterogeneous and disjoint networ2022
Block cleanup: page reclamation process to reduce garbage collection overhead in2022
Coordinating power transitions between a smart interconnect and heterogeneous co2021
Block cleanup: page reclamation process to reduce garbage collection overhead in2020
Dynamic garbage collection P/E policies for redundant storage blocks and distrib2020
Multi-bit data representation framework to enable dual program operation on soli2019