Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus for transporting output values of a neural network layer to cores specified by configuration data

Bus for transporting output values of a neural network layer to cores specified by configuration data

US Patent 12093696 · Granted Sep 17, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit for executing stateful neural network2025
3D processor having stacked integrated circuit die2025
3D processor having stacked integrated circuit die2025
Neural network loss function that incorporates incorrect category probabilities2025
Weighted selection of inputs for training machine-trained network2025
Direct-bonded native interconnects and active base die2025
Visual wake content for image processing2025
Reduced dot product computation circuit2025
Reduced dot product computation circuit2025
Reduced dot product computation circuit2025
Training network with discrete weight values2025
3D chip sharing data bus2025