Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for extracting parasitic capacitance of interconnection lines of integrated circuit based on discontinuous Galerkin finite element method

Method for extracting parasitic capacitance of interconnection lines of integrated circuit based on discontinuous Galerkin finite element method

US Patent 12093633 · Granted Sep 17, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Crystal oscillator based on duty ratio measurement2025
Crystal oscillator based on duty ratio measurement2025
Crystal oscillator based on duty ratio measurement2025
Visor2025
Low-power-consumption low-voltage digital temperature sensor2025
Low-power-consumption low-voltage digital temperature sensor2025
Low-power-consumption low-voltage digital temperature sensor2025
Image processing apparatus, image processing method, and program2025
Reconfigurable MBIST method based on adaptive march algorithm2025
Reconfigurable MBIST method based on adaptive march algorithm2025
Reconfigurable MBIST method based on adaptive march algorithm2025
Reconfigurable MBIST method based on adaptive march algorithm2025