Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory with optimized erase verify sequence

Non-volatile memory with optimized erase verify sequence

US Patent 12087373 · Granted Sep 10, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory with neighbor plane program disturb avoidance2025
Three-dimensional memory device with source line isolation and method of making 2025
Rotatable TEM grid holder for improved FIB thinning process2025
Memory program-verify with adaptive sense time based on row location2025
Non-volatile memory with smart control of overdrive voltage2025
Non-volatile memory with smart control of overdrive voltage2025
Non-volatile memory with smart control of overdrive voltage2025
NAND early erase termination based on leakage current test2025
Three-dimensional memory device with source line isolation and method of making 2025
Non-volatile memory with sub-planes having individually biasable source lines2025
Non-volatile memory with optimized operation sequence2024
Non-volatile memory with tuning of erase process2024