Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Array processor using programmable per-dimension size values and programmable per-dimension stride values for memory configuration

Array processor using programmable per-dimension size values and programmable per-dimension stride values for memory configuration

US Patent 12086597 · Granted Sep 10, 2024

Estimated economic value: $10,354,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus for processor with hardware fence and associated methods2025
Apparatus for processor with hardware fence and associated methods2025
Systems and methods for simulating a quantum processor2025
Apparatus for array processor with program packets and associated methods2024
Apparatus for array processor with program packets and associated methods2024
Processor with macro-instruction achieving zero-latency data movement2024
Processor with macro-instruction achieving zero-latency data movement2024
Processor with macro-instruction achieving zero-latency data movement2024
Array processor having an instruction sequencer including a program state contro2024
Array processor having an instruction sequencer including a program state contro2024
Array processor having an instruction sequencer including a program state contro2024
Systems, methods and apparatus for active compensation of quantum processor elem2024