Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partial erasing management method, memory storage device, and memory control circuit unit

Partial erasing management method, memory storage device, and memory control circuit unit

US Patent 12086419 · Granted Sep 10, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method for manufacturing the same2025
Method for storing data and parity data in different chip enabled regions, memor2025
Memory management method, memory storage device and memory control circuit unit2025
Accessing method of memory module based on different configurations of physical 2025
Memory management method, memory storage device and memory control circuit unit2024
Data writing method based on different numbers of chip enabled regions, memory s2023
Data managing method. memory controlling circuit unit and memory storage device2023
Data merge method performing data merge operations with identifying valid data o2022
Encoding control method, memory storage device and memory control circuit unit2022
Data writing method, memory controlling circuit unit and memory storage device2021
Valid data merging method, memory control circuit unit and memory storage appara2021
Data erasing method, memory control circuit unit and memory storage device2021