Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device deserializer circuit with a reduced form factor

Memory device deserializer circuit with a reduced form factor

US Patent 12073918 · Granted Aug 27, 2024

Estimated economic value: $20,478,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data sensing with error correction2025
Multiple current quantization values for peak power management2025
Dual data channel peak power management2025
Peak power management with data window reservation2025
Internal clock signaling2025
Data burst queue management2025
Memory device interface communicating with set of data bursts corresponding to m2025
Bit error management in memory devices2025
Data burst suspend mode using pause detection2024
Data burst suspend mode using multi-level signaling2024
Unmap backlog in a memory system2024
Memory dice internal clock2024