Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for programming multi-level self-selecting memory cell

Techniques for programming multi-level self-selecting memory cell

US Patent 12073881 · Granted Aug 27, 2024

Estimated economic value: $20,478,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dopant-modulated etching for memory devices2025
Wordline boost by charge sharing in a memory device2025
Reading a multi-level memory cell2025
Unipolar programming of memory cells2025
Adaptive write operations for a memory device2025
Apparatus with multi-bit cell read mechanism and methods for operating the same2025
Programming techniques for polarity-based memory cells2025
Asymmetric memory cell design2025
Cross-point pillar architecture for memory arrays2025
Write latency and energy using asymmetric cell design2024
Techniques for multi-level chalcogenide memory cell programming2024
Programming techniques for polarity-based memory cells2024