Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-stage voltage calibration upon power-up of memory device

Two-stage voltage calibration upon power-up of memory device

US Patent 12073866 · Granted Aug 27, 2024

Estimated economic value: $20,478,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tracking and refreshing state metrics in memory sub-systems2025
Charge loss tracking through targeted bit count2025
Temperature sensor management during error handling operations in a memory sub-s2025
Adaptive calibration for threshold voltage offset bins2025
Open block family duration limited by temperature variation2025
Memory read voltage threshold tracking based on memory device-originated metrics2025
Charge loss mitigation throughout memory device lifecycle by proactive window sh2025
Determining read voltage offset in memory devices2025
Block family-based error avoidance for memory devices2025
Open block family duration limited by time and temperature2025
Temperature-compensated time estimate for a block to reach a uniform charge loss2025
Measurement of representative charge loss in a block to determine charge loss st2025