Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing parasitic capacitance in a qubit system

Reducing parasitic capacitance in a qubit system

US Patent 12069969 · Granted Aug 20, 2024

Estimated economic value: $112,098,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single line qubit control2025
Frequency pattern for reducing parasitic interactions in a qubit grid2025
Individual qubit excitation control with a global excitation drive2025
Rapid multi-level qubit reset2024
Non-adiabatic implementation of an iSWAP quantum logic gate2024
Cascade protocol for iSWAP gate in a two-qubit system2024
Reducing parasitic interactions in a qubit grid for surface code error correctio2024
Frequency pattern for reducing parasitic interactions in a qubit grid2024
Frequency configuration in quantum gates for leakage removal2024
Selective capping to reduce quantum bit dephasing2024
Reducing parasitic interactions in a qubit grid for surface code error correctio2023
Reducing parasitic interactions in a qubit grid2023