Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tapered dielectric layer for preventing electrical shorting between gate and back side via

Tapered dielectric layer for preventing electrical shorting between gate and back side via

US Patent 12062692 · Granted Aug 13, 2024

Estimated economic value: $18,777,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polishing interconnect structures in semiconductor devices2025
Decoder for decoding data in a PAM-(2M+1-1) format because of 1+D pulse shaping,2025
Epitaxial source/drain feature with enlarged lower section interfacing with back2025
FinFET structure with airgap and method of forming the same2025
Method and structure for air gap inner spacer in gate-all-around devices2025
Method and structure for air gap inner spacer in gate-all-around devices2025
Semiconductor device and method2025
Multi-gate transistor channel height adjustment2025
Multi-gate transistor channel height adjustment2025
Semiconductor devices2025
Successive approximation analog-to-digital converter for a PAM-(2N-2) receiver2025
Semiconductor device structure with backside contact2025