Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Plug and recess process for dual metal gate on stacked nanoribbon devices

Plug and recess process for dual metal gate on stacked nanoribbon devices

US Patent 12046652 · Granted Jul 23, 2024

Estimated economic value: $20,446,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Epitaxial source/drain back-side device contact structures with wrap around meta2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Trench-based quantum dot devices with conductive liners2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Method of fabricating integrated circuits with fin trim plug structures having a2025