Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller with reduced latency transaction scheduling

Memory controller with reduced latency transaction scheduling

US Patent 12045502 · Granted Jul 23, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller cryptographic data quantization using a cache2025
Interconnect circuitry for multi-channel and multi-requester memory systems2025
Key management system2025
Integrated circuit transaction redundancy2025
Memory controller to perform in-line data processing and efficiently organize da2025
Network-on-chip architecture for handling different data sizes2025
Chip bump interface compatible with different orientations and types of devices2025
IC with adaptive chip-to-chip interface to support different chip-to-chip2024
Systems and methods to transport memory mapped traffic amongst integrated circui2024
Memory self-refresh re-entry state2024
Multi-use chip-to-chip interface2024
Localized NoC switching interconnect for high bandwidth interfaces2023