Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods, systems, and apparatuses to optimize partial flag updating instructions via dynamic two-pass execution in a processor

Methods, systems, and apparatuses to optimize partial flag updating instructions via dynamic two-pass execution in a processor

US Patent 12039329 · Granted Jul 16, 2024

Estimated economic value: $26,089,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for determining and maintaining data quality in data processin2025
Methods, systems, and apparatuses to optimize cross-lane packed data instruction2025
Circuitry and methods for power efficient generation of length markers for a var2025
Apparatus and method for achieving deterministic power saving state2025
Network node-to-node connectivity verification including data path processing of2025
Methods, systems, and apparatuses for scalable port-binding for asymmetric execu2025
System and method for data analysis and processing using identification tagging 2024
Platform for generating published reports using report and worksheet building wi2024
Methods, systems, and apparatuses for out-of-order access to a shared microcode 2024
Platform for generating published reports using report and worksheet building wi2024
Secure transfer of registered network access devices2024
Network node-to-node connectivity verification including data path processing of2023