Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a heterostructure or a stacked semiconductor structure having a silicon-germanium interface

Method of manufacturing a heterostructure or a stacked semiconductor structure having a silicon-germanium interface

US Patent 12027592 · Granted Jul 2, 2024

Estimated economic value: $16,937,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device having reduced impurity diffusion2025
Multigate device having reduced contact resistivity2025
Formation of single crystal semiconductors using planar vapor liquid solid epita2025
Heterostructure oxide semiconductor vertical gate-all-around (VGAA) transistor a2025
Method of forming semiconductor device having carbon nanotube2025
Method of forming semiconductor device having carbon nanotube2025
Multigate device having reduced contact resistivity2024
Crystalline semiconductor layer formed in BEOL processes2024
Crystalline semiconductor layer formed in BEOL processes2024
Thin-sheet FinFET device2024
Localized heating in laser annealing process2024
Localized heating in laser annealing process2024