Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus-interleave protocol to improve multiple logic unit (LUN) operation efficiency

Bus-interleave protocol to improve multiple logic unit (LUN) operation efficiency

US Patent 12026514 · Granted Jul 2, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bus-interleave protocol to improve multiple logic unit (LUN) operation efficienc2025
Memory device and program operation thereof2025
On-die termination configuration for integrated circuit2025
ZQ resistor calibration circuit in memory device and calibration method thereof2024
Memory device and program operation thereof2024
Flash memory device with programmable logic circuit2022