Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method of reducing delta-sigma modulator error using force-and-correction

System and method of reducing delta-sigma modulator error using force-and-correction

US Patent 12015426 · Granted Jun 18, 2024

Estimated economic value: $48,236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit with two digital-to-analog converters and method of operating such the c2025
Circuit with two digital-to-analog converters and method of operating such the c2025
Operating an analog-to-digital converter device2025
Operating an analog-to-digital converter device2025
Shuffler-free ADC error compensation2024
Shuffler-free ADC error compensation2024
Signal shaping for compensation of metastable errors2024
Hybrid ADC circuit and method2024
Comparator with negative capacitance compensation2023
System and method of replicating and cancelling chopping folding error in delta-2023
Sigma delta modulator and method therefor2023
Photon-based detection using single-channel time-to-digital conversion2023