Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Lithography method to reduce spacing between interconnect wires in interconnect structure

Lithography method to reduce spacing between interconnect wires in interconnect structure

US Patent 12014952 · Granted Jun 18, 2024

Estimated economic value: $18,441,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for reducing line end spacing and semiconductor devices manufactured ther2025
Method for reducing line end spacing and semiconductor devices manufactured ther2025
Semiconductor interconnect structure with bottom self-aligned via landing2025
Semiconductor devices and methods of manufacture2025
Etching to reduce line wiggling2025
Bicycle pedal signal detection device2025
Light sensing method having sensing order adjusting mechanism2025
Method of forming a semiconductor device2025
Self-aligned via formation using spacers2025
Patterning material including silicon-containing layer and method for semiconduc2025
Integrated circuit and method for manufacturing the same2024
Integrated circuit and method for manufacturing the same2024