Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-die FPGA implementing built-in analog circuit using active silicon connection layer

Multi-die FPGA implementing built-in analog circuit using active silicon connection layer

US Patent 12009307 · Granted Jun 11, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration control circuit of flash-typed field programmable gate array (FPGA2025
Configuration control circuit of flash-typed field programmable gate array (FPGA2025
Chip state monitoring circuit based on self-balancing differential signal integr2025
Chip state monitoring circuit based on self-balancing differential signal integr2025
Guard ring structure, semiconductor structure and manufacturing method2025
High-speed low-latency interconnect interface (HLII) for silicon interposer inte2025
High-speed low-latency interconnect interface (HLII) for silicon interposer inte2025
High-speed low-latency interconnect interface (HLII) for silicon interposer inte2025
Method and apparatus for detecting wearing state of earphone, earphone, and stor2025
Drinking water purifier2025
Apparatus and method for testing high-speed low-latency interconnect interface (2025
Apparatus and method for testing high-speed low-latency interconnect interface (2025