Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device configured to apply different erase intensities to different blocks during an erase operation and memory system for instructing the memory device to carry out the erase operation

Memory device configured to apply different erase intensities to different blocks during an erase operation and memory system for instructing the memory device to carry out the erase operation

US Patent 12002515 · Granted Jun 4, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system generating error correction code parity based on rank2025
Memory system2025
Memory system2025
Memory system2025
Nonvolatile memory including intermediate buffer and input/output buffer and mem2025
Memory system and method2025
Memory system for performing an erase voltage application operation and an erase2025
Memory system for performing an erase voltage application operation and an erase2025
Memory system for performing an erase voltage application operation and an erase2025
Electric drive unit having arrangement constituting inverter to reduce busbar in2025
Memory system2025
Controlling memory including managing a correction value table2025