Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Path margin monitor integration with integrated circuit

Path margin monitor integration with integrated circuit

US Patent 11983032 · Granted May 14, 2024

Estimated economic value: $176,735,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signal integrity monitoring system2025
Capacitive touch panel with increased scan frequency using dynamic phase compens2017
Method and apparatus for forward error correction2007
Method and apparatus for a X-DSL communication processor2005
Method and apparatus for providing packet based and distributed xDSL communicati2005
Method and apparatus for synchronizing a packet based modem supporting multiple 2005
Device and method for detecting synchronization patterns in CD-ROM media2004
Device and method for decoding data streams from storage media2002
Device and method for real time correction of row data from DVD media2001
Device and method for detecting synchronization patterns in CD-ROM media2001
Method for orienting a dual mouse optical scanner1991