Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Oversampled phase lock loop in a read channel

Oversampled phase lock loop in a read channel

US Patent 11979163 · Granted May 7, 2024

Estimated economic value: $16,486,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preprocessing for correcting insertions and deletions in DNA data storage2025
Preprocessing for correcting insertions and deletions in DNA data storage2025
Channel circuit with asynchronous sampling from an oversampled analog-to-digital2025
Channel circuit with asynchronous sampling from an oversampled analog-to-digital2025
Channel circuit with asynchronous sampling from an oversampled analog-to-digital2025
Nested error correction codes for DNA data storage2025
Nested error correction codes for DNA data storage2025
Channel circuit with zero force equalizer2025
Channel circuit with zero force equalizer2025
Global variance parameter based on mutual information in a data channel2025
Global variance parameter based on mutual information in a data channel2025
Data storage device configuration using mutual information2025