Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Strained semiconductor using elastic edge relaxation of a stressor combined with buried insulating layer

Strained semiconductor using elastic edge relaxation of a stressor combined with buried insulating layer

US Patent 11978800 · Granted May 7, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor with source and drain induced by electrical contacts with ne2025
SOI wafers and devices with buried stressors2025
Metal contacts to group IV semiconductors by inserting interfacial atomic monola2025
Metal contacts to group IV semiconductors by inserting interfacial atomic monola2025
Nanowire transistor with source and drain induced by electrical contacts with ne2024
MIS contact structure with metal oxide conductor2023
Metal contacts to group IV semiconductors by inserting interfacial atomic monola2023
Metal contacts to group IV semiconductors by inserting interfacial atomic monola2023
Relating to SOI wafers and devices with buried stressors2023
Tensile strained semiconductor photon emission and detection devices and integra2023
Tensile strained semiconductor photon emission and detection devices and integra2023
Metal contacts to group IV semiconductors by inserting interfacial atomic monola2023