Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming asymmetric differential spacers for optimized MOSFET performance and optimized MOSFET and SONOS co-integration

Method of forming asymmetric differential spacers for optimized MOSFET performance and optimized MOSFET and SONOS co-integration

US Patent 11973130 · Granted Apr 30, 2024

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-situ steam generated oxynitride2024
Transistor structure2022
Transistor structure2019
Device for protection against electrostatic discharges with a distributed trigge2019
Substrate contact land for an MOS transistor in an SOI substrate, in particular 2018
Enhanced substrate contact for MOS transistor in an SOI substrate, in particular2018
Device for protection against electrostatic discharges with a distributed trigge2018
Substrate contact land for an MOS transistor in an SOI substrate, in particular 2017
Integrated circuit cointegrating a FET transistor and a RRAM memory point2017
Electronic device for heating an integrated structure, for example an MOS transi2017