Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization between data and clock signals in high-speed interfaces

Synchronization between data and clock signals in high-speed interfaces

US Patent 11962310 · Granted Apr 16, 2024

Estimated economic value: $181,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying unusable memory blocks based on zeros-ones imbalance in memory reado2025
Readout from memory cells subjected to perturbations in threshold voltage distri2024
Calculating soft metrics depending on threshold voltages of memory cells in mult2024
Efficient transfer of hard data and confidence levels in reading a nonvolatile m2023
Tracking of read voltages while reading memory cells2023
Tracking of read voltages while reading memory cells2023
Positioning read thresholds in a nonvolatile memory based on successful decoding2023
Positioning read thresholds in a nonvolatile memory based on successful decoding2023
Controlling memory readout reliability and throughput by adjusting distance betw2023
Scheduling of data refresh in a memory based on decoding latencies2022
Cancelation of cross-coupling interference among memory cells2022
Radiation exposure control for beamforming technologies2022