Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for machine learning-guided compiler optimizations for register-based hardware architectures

Methods and apparatus for machine learning-guided compiler optimizations for register-based hardware architectures

US Patent 11954466 · Granted Apr 9, 2024

Estimated economic value: $27,197,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neural network scheduling mechanism2025
Methods and apparatus to validate data communicated by a vehicle2025
Coordination and increased utilization of graphics processors during inference2025
Neural network optimization mechanism2025
Methods and apparatus for intentional programming for heterogeneous systems2025
Methods and apparatus to determine execution cost2025
Methods and apparatus to determine execution cost2025
Methods and apparatus to determine execution cost2025
Methods and apparatus for automatic detection of software bugs2025
Execution placement of a computer program using a trained machine-learning model2025
Intent-based machine programming2025
Methods and apparatus to optimize workflows2025