Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for tuning command/address bus timing and memory devices and memory systems using the same

Methods for tuning command/address bus timing and memory devices and memory systems using the same

US Patent 11948661 · Granted Apr 2, 2024

Estimated economic value: $29,188,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interposers for memory device testing and characterization, including interposer2025
Predictive power management2025
Crosstalk cancellation for signal lines2025
Dynamic allocation of a capacitive component in a memory device2025
Memory device capable of adjusting clock signal based on operating speed and pro2025
Apparatuses and methods for coupling a plurality of semiconductor devices2025
Apparatuses and methods for coupling a plurality of semiconductor devices2025
Transmitting data signals on separate layers of a memory module, and related met2025
Channel modulation for a memory device2025
Apparatus with post-manufacturing data update mechanism and methods for operatin2025
Apparatus with post-manufacturing data update mechanism and methods for operatin2025
Apparatuses including ball grid arrays and associated systems2025