Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for detecting a differential fault analysis attack and a thinning of the substrate in an integrated circuit, and associated integrated circuit

Method for detecting a differential fault analysis attack and a thinning of the substrate in an integrated circuit, and associated integrated circuit

US Patent 11942440 · Granted Mar 26, 2024

Estimated economic value: $20,989,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit including at least one capacitive element and corresponding m2025
Method for producing an integrated circuit pointed element comprising etching fi2025
Integrated circuit including standard cells and at least one capacitive filling 2025
Co-integrated vertically structured capacitive element and fabrication process2025
Integrated circuit comprising at least one bipolar transistor and a correspondin2025
Integrated filler capacitor cell device and corresponding manufacturing method2025
Integrated circuit comprising trenches formed in a substrate2025
Method of detecting a possible thinning of a substrate of an integrated circuit 2024
Method of detecting a possible thinning of a substrate of an integrated circuit 2024
Triple-gate MOS transistor and method for manufacturing such a transistor2024
Read only memory2024
Bit-erasable embedded Select in Trench Memory (eSTM)2024