Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional FPGA with structure ASIC hardening capability

Three-dimensional FPGA with structure ASIC hardening capability

US Patent 11941336 · Granted Mar 26, 2024

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-input configurable logic cell with configurable output region2024
Multi-input configurable logic cell with configurable output region2024
Application-specific integrated circuit equivalents of programmable logic and as2014
Frequency control clock tuning circuitry2014
Application-specific integrated circuit equivalents of programmable logic and as2013
Application-specific integrated circuit equivalents of programmable logic and as2012
Frequency control clock tuning circuitry2012
Application-specific integrated circuit equivalents of programmable logic and as2011
Methods for producing structured application-specific integrated circuits that a2007
Mask-programmable logic device with building block architecture2006