Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volative memory system configured to mitigate errors in read and write operations

Non-volative memory system configured to mitigate errors in read and write operations

US Patent 11941281 · Granted Mar 26, 2024

Estimated economic value: $55,599,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power tearing protection within a non-volatile memory (NVM)2025
Non-volatile memory system with secure detection of virgin memory cells2024
Method to increase the usable word width of a memory providing an error correcti2024
Method to increase the usable word width of a memory providing an error correcti2023
Non-volatile memory with physical unclonable function2020
Driver circuit for memory devices2018
Tamper resistant IC2016
Detection arrangement2016
Electronic counter in non-volatile limited endurance memory2016
Method for controlling a pre-charge process and a respective integrated circuit2012