Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loop reference clock management

Phase-locked loop reference clock management

US Patent 11929751 · Granted Mar 12, 2024

Estimated economic value: $39,191,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Audio interface physical layer2025
Providing flexible service access using identity provider2024
Methods and systems for calibrating clock skew in a receiver2024
System and method for evaluating data files2023
Providing flexible service access using identity provider2023
Systems and methods for data extraction from electronic documents using data pat2023
Bit slicer circuit for S-FSK receiver, integrated circuit, and method associated2022
Bit slicer circuit for S-FSK receiver, integrated circuit, and method associated2021
Methods and apparatus for performing a high speed phase demodulation scheme usin2021
Threshold computation circuit for S-FSK receiver, integrated circuit, and method2020
Bit slicer circuit for S-FSK receiver, integrated circuit, and method associated2020
Analog-to-digital converter with dynamic range enhancer2020