Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Window program verify to reduce data latch usage in memory device

Window program verify to reduce data latch usage in memory device

US Patent 11929125 · Granted Mar 12, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Noise reduction in sense amplifiers for non-volatile memory2025
Apparatus and methods for back-to-back state machine controller bus operations2025
Apparatus and methods for back-to-back state machine controller bus operations2025
Dynamic sense amplifier supply voltage for power and die size reduction2024
Non-volatile memory with isolation latch shared between data latch groups2024
Non-volatile memory with isolation latch shared between data latch groups2024
Sense amplifier structure for non-volatile memory with neighbor bit line local d2024
Sense amplifier structure for non-volatile memory with neighbor bit line local d2024
Sense amplifier structure for non-volatile memory with neighbor bit line local d2024
Systems and methods for staggering read operation of sub-blocks2024
Transfer latch tiers2023
Transfer latch tiers2023