Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient inter-chip interconnect topology for distributed parallel deep learning

Efficient inter-chip interconnect topology for distributed parallel deep learning

US Patent 11922219 · Granted Mar 5, 2024

Estimated economic value: $175,087,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for connecting an electronic device, e.g. a smart speaker, to a target wi2025
Apparatus, system, and method for calibrating beamforming antennas to achieve op2025
Method and device for processing image data collected by two cameras2025
Adaptive antenna tuning system2025
Low band antenna architecture with aperture and impedance tuning2025
Parallel dataflow routing scheme systems and methods2025
Parallel dataflow routing scheme systems and methods2025
Routing scheme for heterogeneous interconnected-chip networks using distributed 2025
Wide-band antenna with parasitic element2025
Automated system for high-throughput microinjection of adherent cells2025
Neural processing unit synchronization systems and methods2025
Facilitating management and storage of configurations2025