Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dedicated cache-related block transfer in a memory system

Dedicated cache-related block transfer in a memory system

US Patent 11921650 · Granted Mar 5, 2024

Estimated economic value: $20,778,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Load-reduced DRAM stack2025
Energy-efficient error-correction-detection storage2025
Partial array refresh timing2025
Command-triggered data clock distribution mode2025
Memory system with multiple open rows per bank2025
Hierarchical bank group timing2025
Flash memory device having a calibration mode2024
Energy-efficient error-correction-detection storage2024
Load-reduced DRAM stack2024
Command-triggered data clock distribution mode2024
Partial array refresh timing2024
Memory system with multiple open rows per bank2023