Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for calibration of high-speed data interface

Method and circuit for calibration of high-speed data interface

US Patent 11921537 · Granted Mar 5, 2024

Estimated economic value: $21,069,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method for time skew calibration of multi channel ADC2025
Device and method for time skew calibration of multi channel ADC2025
Control of skew between multiple data lanes2025
On chip test architecture for continuous time delta sigma analog-to-digital conv2025
Low overhead loop back test for high speed transmitter2025
High throughput linear feedback shift register2025
High throughput linear feedback shift register2025
Method and architecture for serial link characterization by arbitrary size patte2025
Device with low-power synchronizing circuitry and related method2025
Low overhead mesochronous digital interface2025
High throughput digital filter architecture for processing unary coded data2024
High throughput parallel architecture for recursive sinusoid synthesizer2024