Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to use embedded patterns and S-parameters of a small phased array to build large phased arrays

Method and apparatus to use embedded patterns and S-parameters of a small phased array to build large phased arrays

US Patent 11921144 · Granted Mar 5, 2024

Estimated economic value: $146,275,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Super-symbol signaling in optical communication systems2024
Wavelength division multiplexed optical parameter detection receiver2022
Virtual lookup table for probabilistic constellation shaping2020
Wavelength division multiplexed polarization independent reflective modulators2020
Training sequences with enhanced IQ imbalance tolerances for training-aided freq2018
Optical transceiver using duplex media, self-homodyne detection (SHD), coherent 2018
Scalable fixed-footprint capacitor structure2018
Low-complexity multi-symbol log-likelihood ratio (LLR) calculation2017
Apparatus and associated methods for capacitors with improved density and matchi2017
Apparatus and method to calculate a noise figure of an optical amplifier for wav2016
Fractional-N synthesizer2016
Resource-efficient digital chromatic dispersion compensation in fiber optical co2015